Skip to main content
Communication and Computing Systems Lab
CCSL
Communication and Computing Systems Lab
Home
People
All Profiles
Principal Investigator
Postdoctoral Fellows
Research Scientists
Research Staff
Students
Alumni
Former Members
Research
Wireless Communication
Body Area Network
AI Accelerator
All Projects
Publications
Publications
Google Scholar
DBLP
IEEE Xplore
KAUST Repository
ORCID
Events
Media Gallery
Contacts
Join us
Field programmable gate array
Fully digital jerk-based chaotic oscillators for high throughput pseudo-random number generators up to 8.77 Gbitss
1 min read ·
Sat, Jul 20 2013
News
NIST
Circuits
chaos
Field programmable gate array
Random number generator
Lyapunov exponent
Abhinav S. Mansingka, et al., "Fully digital jerk-based chaotic oscillators for high throughput pseudo-random number generators up to 8.77 Gbitss" Microelectronics Journal 44, (9), 2013, 744. Abstract: This paper introduces fully digital implementations of four different systems in the 3rd order jerk-equation based chaotic family using the Euler approximation. The digitization approach enables controllable chaotic systems that reliably provide sinusoidal or chaotic output based on a selection input. New systems are introduced, derived using logical and arithmetic operations between two system